



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675,793	09/30/2003	Lowell Raymond Pearl	P16625	2241
7590 08/10/2006				
Buckley, Maschoff, Talwalkar & Allison LLC Five Elm Street New Canaan, CT 06840			EXAMINER YANCHUS III, PAUL B	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 08/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/675,793	Applicant(s) PEARL, LOWELL RAYMOND	
	Examiner Paul B. Yanchus	Art Unit 2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 26 May 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-8, 10, 13-20, 22 and 23 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 17 and 18 is/are allowed.
- 6) ☒ Claim(s) 1,2,5-8,10,13-16,19,20,22 and 23 is/are rejected.
- 7) ☒ Claim(s) 3 and 4 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

This non-final office action is in response to communications filed on 5/26/06.

#### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1, 2, 5, 10, 13-16, 19, 20, 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gebara et al., US Patent no. 6,035,407 [Gebara], in view of Menezes et al., US Patent no. 6,845,456 [Menezes].

Regarding claim 1, Gebara discloses an apparatus, comprising:

a detector circuit to detect a processor type [column 7, lines 54-62];

a voltage provider circuit to provide a processor voltage in accordance with the processor type [column 7, line 63 – column 8, line 9]; and

an offset voltage circuit to adjust an offset value in accordance with the processor type [column 8, lines 10-30].

Gebara discloses detecting a processor type and adjusting an offset voltage to provide an operating voltage to the processor based on the detected processor type, but does not disclose providing a low-power state voltage to the processor. Menezes discloses detecting a processor type and providing a low-power state voltage to the processor based on the processor type to ensure that the proper operating voltage is supplied to the processor in all power modes (column

Art Unit: 2116

10, line 42 - column 11, line 5). It would have been obvious to one of ordinary skill in the art to modify the Gebara apparatus to provide a low-power state voltage to the processor in addition to a normal high- power state voltage in order to ensure that the proper operating voltage is supplied to the processor in all power modes.

Regarding claim 2, Gebara further discloses that the detector circuit is to detect the processor type in accordance with a signal from a processor pin [column 7, lines 54-62].

Regarding claim 5, Gebara further discloses that the voltage provider circuit provides a first voltage level when a first processor type is detected and a second voltage level when a second processor type is detected [column 7, line 63 – column 8, line 9].

Regarding claim 10, Gebara further discloses that the detector circuit and the voltage provider circuit are associated with a voltage regulator integrated circuit [column 7, line 54 – column 8, line 9].

Regarding claim 13, Gebara discloses an apparatus comprising:  
an input to receive a signal associated with a processor type [column 7, lines 54-62];  
a first output to provide a processor voltage in accordance with the processor type [column 7, line 63 – column 8, line 9]; and  
a second output to provide a voltage offset value in accordance with the processor type [column 8, lines 10-30].

Gebara discloses detecting a processor type and adjusting an offset voltage to provide an operating voltage to the processor based on the detected processor type, but does not disclose providing a low-power state voltage to the processor. Menezes discloses detecting a processor type and providing a low-power state voltage to the processor based on the processor type to

Art Unit: 2116

ensure that the proper operating voltage is supplied to the processor in all power modes (column 10, line 42 - column 11, line 5). It would have been obvious to one of ordinary skill in the art to modify the Gebara apparatus to provide a low-power state voltage to the processor in addition to a normal high- power state voltage in order to ensure that the proper operating voltage is supplied to the processor in all power modes.

Regarding claim 14, Gebara further providing a first voltage level when a first processor type is detected and a second voltage level when a second processor type is detected [column 7, line 63 – column 8, line 9].

Regarding claim 15, Gebara further discloses receiving the processor type from a processor pin [column 7, lines 54-62].

Regarding claim 16, Gebara further discloses that the first output provides an output signal to a processor pin [column 7, line 63 – column 8, line 9].

Regarding claim 19, Gebara discloses a method comprising:

detecting a processor type [column 7, lines 54-62];

providing a processor voltage in accordance with the processor type [column 7, line 63 – column 8, line 9]; and

adjusting an offset value in accordance with the processor type [column 8, lines 10-30].

Gebara discloses detecting a processor type and adjusting an offset voltage to provide an operating voltage to the processor based on the detected processor type, but does not disclose providing a low-power state voltage to the processor. Menezes discloses detecting a processor type and providing a low-power state voltage to the processor based on the processor type to ensure that the proper operating voltage is supplied to the processor in all power modes (column

Art Unit: 2116

10, line 42 - column 11, line 5). It would have been obvious to one of ordinary skill in the art to modify the Gebara method to provide a low-power state voltage to the processor in addition to a normal high- power state voltage in order to ensure that the proper operating voltage is supplied to the processor in all power modes.

Regarding claim 20, Gebara further providing a first voltage level when a first processor type is detected and a second voltage level when a second processor type is detected [column 7, line 63 – column 8, line 9].

Regarding claim 22, Gebara discloses a system, comprising:

a power supply to convert AC power to DC power [inherent that system includes a power supply with an AC/DC converting means];

a voltage regulator coupled to the power supply and including:

a detector circuit to detect a processor type [column 7, lines 54-62];

a voltage provider circuit to provide a processor voltage in accordance with the processor type [column 7, line 63 – column 8, line 9]; and

an offset voltage circuit to adjust an offset value in accordance with the processor type [column 8, lines 10-30].

Gebara discloses detecting a processor type and adjusting an offset voltage to provide an operating voltage to the processor based on the detected processor type, but does not disclose providing a low-power state voltage to the processor. Menezes discloses detecting a processor type and providing a low-power state voltage to the processor based on the processor type to ensure that the proper operating voltage is supplied to the processor in all power modes (column 10, line 42 - column 11, line 5). It would have been obvious to one of ordinary skill in the art to

Art Unit: 2116

modify the Gebara apparatus to provide a low-power state voltage to the processor in addition to a normal high- power state voltage in order to ensure that the proper operating voltage is supplied to the processor in all power modes.

Regarding claim 23, Gebara further providing a first voltage level when a first processor type is detected and a second voltage level when a second processor type is detected [column 7, line 63 – column 8, line 9].

Claims 6-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gebara et al., US Patent no. 6,035,407 [Gebara] and Menezes et al., US Patent no. 6,845,456 [Menezes], in view of Hwang, US Patent no. 5,714,873.

Regarding claim 6, Gebara and Menezes, as described above, disclose a voltage provider circuit for detecting a processor type and a voltage provider circuit for adjusting an offset voltage to provide an operating voltage to the processor based on the detected processor type. Gebara and Menezes are silent as to how the voltage provider circuit adjusts the voltage provided to the processor. Hwang discloses a well known voltage divider system for adjusting the output voltage level of a voltage regulator according to a detected processor type [Figure 6 and column 9, lines 35-52]. It would have been obvious to one of ordinary skill in the art to use a known voltage divider system for adjusting the output voltage level of the voltage provider circuit in the Gebara and Menezes apparatus.

Regarding claims 7 and 8, Hwang discloses a switching element (SW325), which adjusts a resistance depending on the type of processor [column 9, lines 35-52 and Figure 6]. Hwang is silent as to how the switch is implemented. Transistor switches are well known in the art. It

Art Unit: 2116

would have been obvious to one of ordinary skill in the art to use a well known transistor switch as the switching element in the Hwang apparatus.

### ***Allowable Subject Matter***

Claims 17 and 18 are allowed.

Claims 3 and 4 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### ***Response to Arguments***

Applicant's arguments with respect to claims 1, 2, 5-8, 10, 13-16, 19, 20, 22 and 23 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul B. Yanchus whose telephone number is (571) 272-3678.

The examiner can normally be reached on Mon-Thurs 8:00-6:00.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H. Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.



Art Unit: 2116

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Paul Yanchus  
August 7, 2006

  
JAMES TRUJILLO  
PRIMARY EXAMINER  
TC 2100